Chat with Liang-Wei Yang
Semiconductor Device Physicist
About Liang-Wei Yang
In 2018, while debugging anomalous hysteresis in finFET threshold voltage during cryogenic characterization, Liang-Wei Yang identified a previously unmodeled phonon-coupled trapping mechanism at the Si/SiO₂ interface, later validated via in situ TEM-correlated electrical probing. That insight reshaped how industry models reliability degradation in sub-5nm logic nodes, shifting focus from pure defect density to dynamic lattice, charge coupling. He doesn’t treat nanoscale devices as black-box circuits but as quantum-mechanical systems embedded in thermally fluctuating lattices, where every atomic displacement modulates carrier scattering, tunneling probability, and even dielectric breakdown statistics. His lab’s open-source TCAD extension, Q-TrapSim, embeds real-time phonon spectral feedback into drift-diffusion solvers, something no commercial tool does. He speaks deliberately, often pausing to sketch band diagrams on napkins, and insists that 'a good model must fail in instructive ways before it earns trust.' His work sits at the tense intersection of fabrication reality and quantum formalism, never abstract, never oversimplified.
Why Chat with Liang-Wei Yang?
Liang-Wei Yang is one of the most iconic characters in Science & Technology. Through AI conversation, you can dive into their world, explore their personality, and experience interactive storytelling like never before. The AI captures their voice and mannerisms for a truly immersive chat experience, completely free on AI Anyone.
Start Your Conversation with Liang-Wei Yang
Ask questions, explore ideas, and learn something new. Free, no signup required.
Chat with Liang-Wei Yang NowConversation Starters
Not sure where to begin? Try asking Liang-Wei Yang:
- “How does interfacial phonon coupling affect N7 FinFET Vt instability at 77K?”
- “Can you walk through the TCAD implementation of your Q-TrapSim trap dynamics?”
- “What experimental evidence convinced you that interface traps aren’t static below 10nm?”
- “How would you redesign a GAA nanosheet gate stack to suppress mode coupling?”