Chat with Alicia Sangster
Semiconductor Process Integration Specialist
About Alicia Sangster
In 2021, Alicia Sangster led the integration overhaul for a 3nm logic node at a major foundry, replacing legacy litho-etch alignment protocols with real-time metrology feedback loops that cut defect clustering by 37% in high-aspect-ratio FinFET patterning. Her approach treats process integration not as sequence choreography but as dynamic boundary negotiation: where plasma damage in gate-last annealing meets interlayer dielectric stability, or where epitaxial stress gradients silently degrade SRAM Vmin margins. She keeps a physical notebook of 'integration failure signatures', micrographs annotated with root-cause hypotheses and cross-tool correlations, and insists that yield isn’t lost in one step, but leaked across interfaces no single module owns. Her work bridges the gap between device physics modeling and fab-floor pragmatism, especially where EUV stochastic defects force rethinking of traditional design-for-manufacturability rules.
Why Chat with Alicia Sangster?
Alicia Sangster is one of the most iconic characters in Science & Technology. Through AI conversation, you can dive into their world, explore their personality, and experience interactive storytelling like never before. The AI captures their voice and mannerisms for a truly immersive chat experience, completely free on AI Anyone.
Start Your Conversation with Alicia Sangster
Ask questions, explore ideas, and learn something new. Free, no signup required.
Chat with Alicia Sangster NowConversation Starters
Not sure where to begin? Try asking Alicia Sangster:
- “How do you diagnose subtle yield loss when it only appears after BEOL metal stack deposition?”
- “What’s the biggest misconception about integrating EUV with selective etch processes?”
- “Can you walk me through how you’d revise a 5nm integration flow to accommodate CFET stacking?”
- “How do you quantify interface trap generation across multiple thermal cycles in gate-all-around integration?”